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Ferroelectric thin film materials have had a strong resurgence in research and development recently, primarily because of their potential use as nonvolatile, random access memories integrated with existing Si complimentary metaloxide-semiconductor (CMOS) transistor circuitry. 1-4 Conventionally the ferroelectric thin films, such as lead zirconate titanate (PZT), are deposited onto Pt-coated Si wafers with Pt top contact electrodes to form the capacitor structure. Thin film deposition techniques including sol-gel spin-on sputtering, chemical vapor deposition, and pulsed laser deposition are being used to deposit the thin films. Solutions to reliability issues such as fatigue, aging, retention, and imprinting are being explored concurrently with issues related to integration with CMOS drive circuitry. '-" Recent studies have shown that metal oxide electrodes yield capacitors with better fatigue properties compared to conventionally used Pt electrodes."-'3 Specifically, it has been demonstrated that the superconducting cuprates such as Y-Ba-Cu-0 (YBCO), which are metallic at room temperatures, can be used as top and bottom electrodes. The capacitors so formed show very little bipolar fatigue. l3 The YBCO top and bottom electrodes in these capacitors are typically grown in the temperature regime of 700-800 "C, which is higher than that conventionally used in Si process technology (about 550 "C). In an effort to reduce the growth temperature, we have been studying a variety of other metallic perovskite compounds as potential candidates for the top and bottom electrodes. Among such oxides, the cubic perovskite La-Sr-Co-0 (LSCO) has been shown to have desirable metallic properties (room temperature resistivity as low as 90 @I cm) in recent studies wherein the thin film heterostructures were grown on single crystalline oxide substrates ( SrTi03).t1*r2 Even though LSCO is metallic and has good structural compatibility with the SrTi03 substrates used, in order to be useful in integrated ferroelectric memories, they have to be grown on Si wafers. We have taken the approach of finding methods to grow these epitaxial capacitor structures on Si using structural templates and chemical barrier layers to alleviate the problem of the chemical and structural incompatibility.
The capacitor structures are grown by pulsed excimer laser deposition onto [OOl] Si which is buffered with an yttria stabilized zirconia (YSZ) surface layer. The important feature of this approach is that it can be carried out at a substrate heater temperature of 640 "C! (the substrate temperature is approximately 50 "C! lower), which is substantially lower than the previously reported range of 700-800 "C for YBCO top and bottom electrodes. l3 The details of the deposition conditions are similar to those reported for the capacitors with YBCO top and bottom electrodes. Direct deposition of the LSCO/PLZT/LSCO layer onto the YSZ buffer layer yielded a [l lo] oriented film as evidenced by the x-ray diffraction pattern in Fig. 1 (a) . Capacitors fabricated from this heterostructure were only weakly ferroelectric (see Fig. 2 ). We attribute the strong [l lo] orientation to the large difference in lattice parameters between YSZ (5.16 A) and LSCO (3.82 A), which is detrimental for a simple cube-on-cube orientation relationship. This problem was overcome through the use of a very thin (approximately 200-300 A) layer of c-axis 'oriented Bi,Ti,Ot,, which is not conducting and acts as a perovskite "template" layer. This template layer is also grown at the same growth temperature. Due to its strong structural anisotropy, Bi4Ti30t2 grows in the c-axis orientation and provides a surface that is suitable for the growth of the subsequent LSCO and PLZT layers. The LSCO top and bottom electrodes were 1000 A thick while the PLZT layer was 2700 A thick.-With such a template layer, the LSCO/ PLZT/LSCO heterostructure is c-axis oriented, as illustrated in the x-ray diffraction pattern in Fig. 1 (b) . In addition to the 001 Bragg peaks for the LSCO and PLZT layers, the [0 0 141 Bragg peak of the bismuth titanate layer is also observed. Note also that both the (002)PLZT and the (200)PLZT peaks are observed, indicating that a certain fraction of the PLZT has the c-axis in-plane. X-ray rocking curves about the 001 Bragg peak of the PLZT layer yielded a full width at half-maximum of 0.7'4I.8". Rutherford backscattering analyses confirmed the composition of the various layers to be commensurate with that of the target and no lead loss was observed as long as the substrate heater temperature was kept below 650 "C. Test capacitors were fabricated using a shadow mask with areas in the range of 2~ 10-5-10-4 cm2. Electrical measurements were made using the Radiant Technologies tester, RT66A, in conjunction with a pulse generator. Pulsed polarization and hysteresis measurements were carried out using the sequence of pulses shown in the inset to Fig. 2 . For the bipolar fatigue experiments, internally generated 8.65 ps-wide square pulses or externally generated square pulses were used. After the end of each fatigue period, the polarization characteristics of the capacitors were measured using the same pulse sequence shown in the inset to Fig. 2 . Figure 2 shows a family of pulsed hysteresis loops obtained from the test capacitors at applied voltages ranging from 2 to 4 V. Also shown in this figure is the "hysteresis loop" from the [llO] oriented heterostmcture that was grown without the bismuth titanate template layer. It can be seen that without the template layer, the hysteresis loop has the appearance of that from a leaky dielectric, rather than a ferrorelectric material. However, the [OOl] Bipolar fatigue over a range of test frequencies, logic state retention, and aging experiments were carried out on these capacitors to study their reliability characteristics. These experiments were performed on capacitors with the smallest area, to minimize the RC time constant. Figure 3 shows the results of the bipolar fatigue experiments at two frequencies, 40 kHz and 1 MHz, both at f 2 V. The f AP values (AP is as defined in the previous paragraph) are plotted in this figure as a function of fatiguing time for the two frequencies. For example, at 1 MHz there is an approximately lo%-15% loss of remnant polarization after lOI2 bipolar cycles. Fatigue testing at higher voltages, i.e., 5 V, yielded a similar behavior as a function of fatigue cycles. Pulse polarization studies after the fatigue experiment show that this loss of polarization is reversible by poling for longer times at the cycling voltage. This fatigue behavior is consistent with earlier results from test capacitors with Y-Ba-Cu-0 top and bottom electrodes, as well as those with Ru02 electrodes. "-I3 The exact reasons for the superior fatigue characteristics of capacitors with metallic oxide top and bottom electrodes as compared to Pt electrodes are not clear. We attribute the better performance to the nature of the electrode-ferroelectric interface and not to phenomena occurring in the bulk. Evidence in support of this interpretation is the fact that when the top LSCO is replaced by a Pt electrode, the hysteresis loops are strongly displaced toward the positive field direction and more im- portantly, they fatigue dramatically, as shown in Fig. 3 . These results are also consistent with what was observed in the case of Y-Ba-Cu-0 electrodes. 13 We then studied the logic state retention and discrimination after fatiguing for lOI cycles. The retention experiments were typically carried out using a write voltage pf 12 V, with a pulse width of 8.6 pus.-The read pulse is 2 ms wide and is of variable amplitude (typically 1.5-2 V). The polarization values at the top (i.e., at the maximum read voltage) and at the bottom (i.e., when the read voltage is zero) of the read pulse are measured. Figure 4 shows the results of this experiment, carried out over five decades of time. Polarization values for both the logic state "1" (write/read pulses of opposite polarity) and the logic "0" (write/read pulses of the same polarity) are plotted in this figure. Under these test conditions, we find that there is more than a sufficient difference ( -IO-12 ,&/cm2) in polarization values between the two states. For read voltages of 1.5 V, the difference in polarization values for the two states is smaller (9-10 @Z/cm*) but it is consistently maintained for the five decades of time. Pulsed hysteresis loops and-polarization measured before and after the retention test for both logic states show no difference in shape and magnitude. We are presently studying the effect of the write and read pulse width on the long-term retention characteristics and imprinting effects.
